RISC-V's open-source Instruction Set Architecture (ISA) brings the possibility of endless customization and ease-of-use. Explore our wide range of technical content and see how RISC-V is paving a new way for computing design and innovation.
Full Podcast (31:34mins) Transcript
Introduction (00:30mins) Transcript
Condensed Podcast (09:08mins) Transcript
In this episode, we chat with Mark Himelstein, CTO of RISC-V International to discuss the past, present, and future potential of RISC-V and its rapidly expanding ecosystem. Then explore more from our sponsor partners SIFive and Seeed.
Podcast Host and Director of Technical Content at Mouser Electronics
CTO of RISC-V Alliance
For over a decade, Raymond Yin has worked at Mouser Electronics as its resident Director of Technical Content. During his tenure, he has collaborated with many manufacturer brands, industry leaders and technology experts to develop the latest content on technology and applications. Managing and expanding Mouser's portfolio of content for new product introductions and technology trends, Raymond stays immersed in the electronic component industry and well-versed in the latest industry developments impacting Mouser's customers.
Earning his Bachelor of Science degree in Electrical Engineering from Southern Methodist University in 1986, Raymond's 20 plus years in the electronics distribution industry, and 7 years as a design engineer, has given him a deep understanding of the capabilities of the latest components as well as the companies that produce them.
Mark Himelstein joined RISC-V’s leadership team as Chief Technology Officer in June 2020. As RISC-V CTO, Mark works with the RISC-V community to understand, define, and lead strategic technical imperatives from ISA extensions to software, from embedded to HPC, with global and geo interests in mind. Mark brings an incredible set of experiences in leading technology innovations in both software and hardware to the microprocessor and systems industry. Before joining RISC-V International, Mark was the president of Heavenstone, Inc., which provided strategic, management and technology consulting for technology-based businesses.
RISC-V is an open specification for an Instruction Set Architecture (ISA). This instruction set approach with RISC-V eliminates the need to learn and create unique development ecosystems for each processor's architecture.
Read time 7 mins
Read full article »
Learn More about the SiFive HiFive Unmatched Linux Development Platform »
Catch up on the tech landscape of RISC-V – where we were, where we are, and where we are going.
The advent of the RISC-V instruction set has given the design engineer a solid basis for system design with a standard core and standard or custom extensions using an FPGA. The instruction set is both open and frozen, and processor designs will continue to work well even as RISC-V evolves.
Read time 5 mins
Learn More about Microchip Technology PolarFire® SoC FPGAs »
The Industrial Internet of Things and its use cases that implement gateways and routers expands every day. The Terasic T-Core FPGA MAX 10 Development Board can be a catalyst for that expansion.
Read time 4 mins
Read more »
Learn More about Terasic Technologies T-Core FPGA MAX 10 Development Board »
Engineers employ a variety of software and hardware development tools to create an embedded application.
enrolled in RISC-V
Thank you to our supplier partners for their participation in helping us bring this content to our valued customers.