Retour à Renesas Electronics

Renesas Electronics 8A34043 4-Ch Universal Frequency Translators

Renesas Electronics 8A34043 Four-Channel Universal Frequency Translators generate synchronous or asynchronous clocks from their reference inputs. These translators offer tools for common communications protocols to manage timing references, clock conversion, and timing paths. Additionally, the devices support multiple independent timing channels for clock generation, jitter attenuation, and universal frequency translation.

The 8A34043 has the possibility to be used to synchronize communication ports online cards or daughter cards that are connected with synchronization sources across backplanes or other media. The input-to-input, input-to-output, and output-to-output phase skew can all be managed precisely. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps, including CPRI/OBSAI, SONET/SDH, and PDH interfaces. The 8A34043 Translators are ideal for any synthesizer or jitter attenuator application, including Optical Transport Network (OTN) and Synchronous Ethernet (SyncE) systems.

Features

  • Four independent timing channels
  • Jitter output below 150fs RMS (typical)
  • Digital PLLs (DPLLs) lock to any frequency from 1kHz to 1GHz
  • DPLLs / Digitally Controlled Oscillators (DCOs) generate any frequency from 0.5Hz to 1GHz
  • DCO outputs can be aligned in phase and frequency with the outputs of any DPLL or DCO
  • Supports up to 8 differential or 16 single-ended reference clock inputs
  • Device requires a 25MHz to 54MHz crystal oscillator or fundamental-mode crystal
  • Supports up to 12 differential outputs or 24 LVCMOS outputs
  • Reference monitors qualify/disqualify references depending on LOS, activity, frequency monitoring, and/or LOS input pins
  • Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive / non-revertive, and other programmable settings
  • Optional XO_DPLL input allows a wider range for XO, TCXO, or OCXO frequencies from 1MHz to 150MHz for applications that require a local oscillator with high stability
  • Serial processor ports support 1MHz I2C or 50MHz SPI
  • The device can configure itself automatically after reset via:
    • Internal Customer-programmable One-Time Programmable memory
    • Standard external I2C EPROM via separate I2C Master Port

Applications

  • Core and access IP switches/routers
  • Synchronous Ethernet equipment
  • 10Gb, 40Gb, and 100Gb Ethernet interfaces
  • Wireless infrastructure for 4.5G and 5G network equipment
  • OTN Muxponders and line cards

Block Diagram

Block Diagram - Renesas Electronics 8A34043 4-Ch Universal Frequency Translators

Additional Resources

Publié le: 2019-02-20 | Mis à jour le: 2023-06-13